SPIn-based logic GAtes with topological insulators